

Sub  
M

# CONTROL CIRCUIT OF DC-DC CONVERTER

## BACKGROUND OF THE INVENTION

5           The present invention relates to a DC-DC converter, and more particularly, to a DC-DC converter in various types of electronic devices.

10           A DC-DC converter includes a step-down circuit, which generates a DC output voltage that is lower than a power supply voltage, and a step-up circuit, which generates a DC output voltage that is higher than the power supply voltage. The DC-DC converter further includes a control circuit for receiving a switching signal from an external device to switch the operational mode from a step-up operation to a step-down operation or from a step-down operation to a step-up operation. The DC-DC converter must have an external terminal to receive the switching signal. Accordingly, it is difficult to reduce the size of the DC-DC converter.

15           Referring to Fig. 1, a step-down DC-DC converter 100 includes a control circuit 1, which is formed on a single semiconductor integrated circuit substrate, and a step-down circuit 2, which includes a plurality of externally connected devices. The control circuit 1 controls the step-down circuit 2 to decrease an input voltage  $V_{in}$  and generate a DC output voltage  $V_o$ .

20           The control circuit 1 includes an error detection amplifier 3, which has a minus input terminal for receiving an output voltage  $V_o$  of the step-down circuit 2 and a plus input terminal for receiving a reference voltage  $V_{R1}$ . The error detection amplifier 3 amplifies the differential voltage between the output voltage  $V_o$  and the reference voltage  $V_{R1}$  and provides the amplified signal to a first plus input terminal of a PWM comparator 4.

A duty setting signal DTC, which is a DC voltage, is provided to a second plus input terminal of the first PWM comparator 4. An oscillation circuit (not shown) provides a triangular wave signal VCT to a minus input terminal of the  
5 first PWM comparator 4.

The first PWM comparator 4 compares the output signal of the error detection amplifier 3 or the duty setting signal DTC, whichever one has the lower voltage, with the triangular wave signal VCT. In each cycle of the triangular  
10 wave signal, the first PWM comparator 4 generates a comparison output signal SG1 at a low level when the voltage of the triangular wave signal VCT is higher than that of the signal having the lower voltage. When the voltage of the triangular wave signal VCT is lower than that of the signal  
15 having the lower voltage, the first PWM comparator 4 generates the comparison output signal SG1 at a high level.

A voltage shift circuit 5 shifts the output signal of the error detection amplifier 3 to a high potential and provides the shifted signal to a plus input terminal of a  
20 second PWM comparator 6. A minus input terminal of the second PWM comparator 6 is provided with the triangular wave signal VCT. The second PWM comparator 6 compares the shifted signal and the triangular wave signal VCT. In each cycle of the triangular wave signal VCT, the second PWM comparator 6  
25 generates a comparison signal SG2 at a low level when the voltage of the triangular wave signal VCT is higher than that of the shifted signal and generates the comparison signal at a high level when the voltage of the triangular wave signal VCT is lower than that of the shifted signal.

30 The comparison output signal SG1 of the first PWM comparator 4 is provided to a switch circuit 8a via an inverter circuit 7a and to a switch circuit 8b. The comparison output signal SG2 of the second PWM comparator 6

is provided to the switch circuit 8b via an inverter circuit 7b and to the switch circuit 8a.

The switch circuits 8a, 8b are provided with a switching signal CH from an external device (not shown) via a terminal T. When the switching signal CH goes low, the switch circuit 8a functions to provide the output signal of the inverter circuit 7a to a drive circuit 9a, and the switch circuit 8b functions to provide the output signal of the inverter circuit 7b to a drive circuit 9b.

The drive circuit 9a is operated by the power provided from a power supply VCC and the ground GND. The drive circuit 9b is operated by the power provided from a power supply VDD and the ground GND. Although the voltage of the power supply VCC is higher than that of the power supply VDD, the two voltages may be the same.

The drive circuit 9a provides its drive output signal to the gate of a p-channel MOS transistor Tr1 in the step-down circuit 2. The drive circuit 9b provides its drive output signal to the gate of an n-channel MOS transistor Tr2 in the step-up circuit 2. In response to the drive signals from the control circuit 1, the transistors Tr1, Tr2 are alternately activated.

The step-down circuit 2 includes the transistors Tr1, Tr2, a diode D1, a coil L1, and a capacitor C1. The alternate activation of the transistors Tr1, Tr2 in the step-down circuit 2 decreases the input voltage Vin and generates a step-down DC output voltage Vo.

In the step-down DC-DC converter 100, with reference to Fig. 3, the duty setting signal DTC is set at a voltage that is higher than the maximum voltage of the triangular wave signal VCT. When the DC output voltage Vo of the step-down circuit 2 decreases, the duty of high level in the comparison signals SG1, SG2, which are generated by the

first and second PWM comparators 4, 6, increases. This lengthens the activated time of the transistor Tr1 and shortens the activated time of the transistor Tr2. As a result, the DC output voltage  $V_o$  of the step-down circuit 2 increases.

When the DC output voltage  $V_o$  of the step-down circuit 2 increases, the duty of high level in the comparison signals SG1, SG2, which are generated by the first and second PWM comparators 4, 6, decreases. This shortens the activated time of the transistor Tr1 and lengthens the activated time of the transistor Tr2. As a result, the DC output voltage  $V_o$  of the step-down circuit 2 decreases.

Fig. 2 is a schematic circuit diagram of a step-up DC-DC converter 200 that includes a step-up circuit 10. The step-up circuit 10 is driven by the control circuit 1 and increases an input voltage  $V_{in}$  to generate an output voltage  $V_o$ .

When the control circuit 1 is provided with the switching circuit CH at a high level, the drive circuit 9a is provided with the comparison output signal of the second PWM comparator 6 via the switch circuit 8a, and the drive circuit 9b is provided with the comparison output signal of the first PWM comparator 4 via the switch circuit 8b.

The drive circuit 9a provides its drive output signal to the gate of a p-channel MOS transistor Tr3. The drive circuit 9b provides its drive output signal to the gate of an n-channel MOS transistor Tr4. In response to the drive signals from the control circuit 1, the transistors Tr3, Tr4 are alternately activated.

The step-up circuit 10 includes the transistors Tr3, Tr4, a diode D2, a coil L2, and a capacitor C2. The alternating activation of the transistors Tr3, Tr4 in the step-up circuit 10 increases the input voltage  $V_{in}$  and

generates a step-up DC output voltage  $V_o$ .

In the step-up DC-DC converter 200, with reference to Fig. 4, the duty setting signal DTC is set at a voltage that is lower than the maximum voltage of the triangular wave signal VCT (more specifically, a voltage corresponding to about 70 percent of the amplitude of the triangular wave signal VCT).

When the DC output voltage  $V_o$  of the step-up circuit 10 decreases, the duty of high level in the comparison signals SG1, SG2, which are generated by the first and second PWM comparators 4, 6, increases. This shortens the activated time of the transistor Tr3 and lengthens the activated time of the transistor Tr4. As a result, the DC output voltage  $V_o$  of the step-up circuit 10 increases.

When the DC output voltage  $V_o$  of the step-up circuit 10 increases, the duty of high level in the comparison signals SG1, SG2, which are generated by the first and second PWM comparators 4, 6, decreases. This lengthens the activated time of the transistor Tr3 and shortens the activated time of the transistor Tr4. As a result, the DC output voltage  $V_o$  of the step-up circuit 2 decreases.

When an increase in the load of the step-up circuit 10 decreases the DC output voltage  $V_o$ , the duty of high level in the comparison output signal SG1 of the first PWM comparator 4 increases. This lengthens the activated time of the transistor Tr4. In this state, the voltage of the duty setting signal DTC is set at a value corresponding to about 70 percent of the amplitude of the triangular wave signal VCT. Thus, the transistor Tr4 does not remain activated. This prevents an overcurrent from damaging the transistor Tr4.

Fig. 5 is a schematic circuit diagram of a control unit 300, which includes two control circuits 80 and which is

formed on a single semiconductor integrated circuit substrate.

5 A soft-start circuit 13 soft-starts a step-up circuit 10 or a step-down circuit 2 when a DC-DC converter is activated. When a load circuit of the DC-DC converter short-circuits, comparators 11a, 11b, AND circuits 12a, 12b, 12c, 12d, and an output short-circuit detection circuit 14 stop step-up or step-down operations. An oscillator 15 generates the triangular wave signal VCT, and a reference voltage generation circuit 16 generates reference voltages VR1, VR3.

10 In the control unit 300, which has a two channel configuration, each channel must have an external terminal to receive the switching signal CH. In this case, an external terminal having a total of 18 pins is necessary.

15 As described above, in the control circuits 1 and the control unit 300 of the DC-DC converters, the switching signal CH, which shifts the operational mode between the step-up and step-down operations, must be provided from an external device. Thus, an external terminal for receiving the switching signal CH is necessary. This increases the number of terminals in a semiconductor integrated circuit device that includes the control circuit 1 or the control unit 300. Therefore, it is difficult to produce a smaller device. Further, if a single semiconductor integrated device 20 has a plurality of control circuits, this would further increase the number of external terminals, which receive the switching signal CH, and make it difficult to produce a smaller device.

30

#### SUMMARY OF THE INVENTION

It is an object of the present invention to provide a DC-DC converter having less external terminals.

To achieve the above object, the present invention provides a control circuit of a DC-DC converter that generates either one of a step-down control signal and a step-up control signal. The control circuit includes a  
5 switch circuit for outputting either one of the step-down control signal and the step-up control signal in response to a switching signal. A switching signal generation circuit is connected to the switch circuit to generate the switching signal using a duty setting signal, which controls either  
10 one of the step-down control signal and the step-up control signal.

A further perspective of the present invention is a control circuit of a DC-DC converter including a first PWM comparator for comparing an input signal, a duty setting  
15 signal, and a triangular wave signal to generate either one of a first step-down control signal and a first step-up control signal. A second PWM comparator compares the input signal and the triangular wave signal to generate either one of a second step-down control signal and a second step-up  
20 control signal. A switch circuit is connected to the first and second PWM comparators to output either the first and second step-down control signals or the first and second step-up control signals in response to a switching signal. A switching signal generation circuit is connected to the  
25 switch circuit to generate the switching signal using the duty setting signal.

A further perspective of the present invention is a DC-DC converter including a step-down circuit for decreasing an  
input voltage to generate a step-down output voltage or a  
30 step-up circuit for increasing the input voltage to generate a step-up output voltage. The DC-DC converter includes a control circuit connected to the step-down circuit or the step-up circuit for generating either one of a step-down

control signal, which controls the step-down circuit, or a step-up control signal, which controls the step-up circuit. The control circuit includes a switch circuit for outputting either one of the step-down control signal and the step-up control signal in response to a switching signal. A switching signal generation circuit is connected to the switch circuit to generate the switching signal using a duty setting signal, which controls the duty of either one of the step-down control signal and the step-up control signal.

10 A further perspective of the present invention is a method for controlling a DC-DC converter including a step-down circuit or a step-up circuit. The method includes generating either one of a step-down control signal, which controls the step-down circuit, or a step-up control signal, which controls the step-up circuit. The method also includes generating a switching signal using a duty setting signal, which controls the duty of either one of the step-down control signal and the step-up control signal. The method further includes providing either one of the step-down control signal and the step-up control signal to the associated step-down circuit or step-up circuit in response to the switching signal.

Other aspects and advantages of the present invention will become apparent from the following description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

30 The invention, together with objects and advantages thereof, may best be understood by reference to the following description of the presently preferred embodiments together with the accompanying drawings in which:



Fig. 1 is a schematic circuit diagram of a prior art step-down DC-DC converter;

Fig. 2 is a schematic circuit diagram of a prior art step-up DC-DC converter;

5 Fig. 3 is a waveform chart of a duty setting signal and a triangular wave signal in the DC-DC converter of Fig. 1;

Fig. 4 is a waveform chart of a duty setting signal and a triangular wave signal in the DC-DC converter of Fig. 2;

10 Fig. 5 is a schematic circuit diagram of a control unit of a prior art two channel DC-DC converter;

Fig. 6 is a schematic block diagram of a control circuit of a DC-DC converter according to a first embodiment of the present invention;

15 Fig. 7 is a schematic circuit diagram of a control circuit of a DC-DC converter according to a second embodiment of the present invention;

Fig. 8 is a schematic circuit diagram of a control circuit of a DC-DC converter according to a third embodiment of the present invention;

20 Fig. 9 is a schematic circuit diagram of a control circuit of a DC-DC converter according to a fourth embodiment of the present invention;

25 Fig. 10 is a schematic circuit diagram of a control circuit of a DC-DC converter according to a fifth embodiment of the present invention; and

Fig. 11 is a schematic circuit diagram of a control circuit of a DC-DC converter according to a sixth embodiment of the present invention.

## 30 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the drawings, like numerals are used for like elements throughout.

Fig. 6 is a schematic block diagram illustrating a control circuit 400 of a DC-DC converter according to a first embodiment of the present invention. The control circuit 400 includes a switch circuit 8, which outputs a step-down control signal DC or a step-up control signal UC, as a control output signal out based on a switching signal CH. The control circuit 400 further includes a switching signal generation circuit 26, which uses a duty setting signal DTC to generate the switching signal CH. The duty setting signal DTC controls the duty of the control output signal out. The switching signal generation circuit 26 eliminates the need for an external terminal that receives the switching signal CH.

Fig. 7 is a schematic circuit diagram illustrating a control circuit 21a of a DC-DC converter according to a second embodiment of the present invention.

The control circuit 21a includes an error detection amplifier 3, a first PWM comparator 4, a voltage shift circuit 5, a second PWM comparator 6, inverter circuits 7a, 7b, switch circuits 8a, 8b, drive circuits 9a, 9b, and a comparator 22.

The comparator 22 includes a plus input terminal, which receives the duty setting signal DTC, and a minus input terminal, which receives a reference voltage VR2. The comparator 22 compares the duty setting signal DTC and the reference voltage VR2 to generate a switching signal CH.

When the control circuit 21a is connected to the step-down circuit 2, the voltage of the duty setting signal DTC is greater than the maximum voltage of the triangular wave signal VCT like in the prior art. Further, when the control circuit 21a is connected to the step-up circuit 10, the voltage of the duty setting signal DTC is about 70% of the maximum voltage of the triangular wave signal VCT.

The reference voltage VR2 is set at a median value between the maximum voltage of the triangular wave signal VCT and a voltage corresponding to about 70% of the maximum voltage. When the control circuit 21a is connected to the  
5 step-down circuit 2, the comparator 22 is provided with the duty setting signal DTC, the voltage of which is greater than or equal to the maximum voltage of the triangular wave signal VCT. Accordingly, the comparator 22 generates the switching signal CH at a high level. When the control  
10 circuit 21a is connected to the step-up circuit 10, the comparator 22 is provided with the duty setting signal DTC, the voltage of which is about 70% of the maximum voltage of the triangular wave signal. Accordingly, the comparator 22 generates the switching signal CH at a low level. The  
15 switching signal CH of the comparator 22 is provided to the switch circuits 8a, 8b. The switch circuits 8a, 8b respond to the switching signal CH and function in the same manner as in the prior art.

When output terminals out1, out2 of the control circuit  
20 21a are connected to the step-down circuit 2, the duty setting signal DTC, the voltage of which is greater than or equal to the maximum voltage of the triangular wave signal VCT, is provided to the comparator 22, and the comparator 22 outputs the switching signal CH at a high level. As a  
25 result, the output signal of the inverter circuit 7a is provided to the drive circuit 9a, and the output signal of the inverter circuit 7b is provided to the drive circuit 9b. In this manner, the control circuit 21a controls the step-down circuit 2 in the same manner as in the prior art.

30 When the output terminals out1, out2 of the control circuit 21a are connected to the step-up circuit 10, the duty setting signal DTC, the voltage of which is about 70% of the maximum voltage of the triangular wave signal VCT, is

provided to the comparator 22, and the comparator 22 outputs the switching signal CH at a high level. As a result, the comparison output signal SG1 of the first PWM comparator 4 is provided to the drive circuit 9b, and the comparison  
5 output signal SG2 of the second PWM comparator 6 is provided to the drive circuit 9a. In this manner, the control circuit 21a controls the step-up circuit 10 in the same manner as in the prior art.

The control circuit 21 of the DC-DC converter according  
10 to the second embodiment has the advantages described below.

(1) The step-down circuit and the step-up circuit are selectively controlled by generating the switching signal CH with the duty setting signal DTC and operating the switch  
circuits 8a, 8b in response to the switching signal CH.

(2) The switching signal CH, which controls the switch  
15 circuits 8a, 8b, does not have to be provided from an external device. This reduces the number of external terminals.

Fig.8 is a schematic circuit diagram of a control  
20 circuit 21b according to a third embodiment of the present invention. The control circuit 21b includes a decoder circuit 23, which receives a digital data signal from an external device and uses the digital data signal to generate the duty setting signal DTC. In other words, the decoder  
25 circuit 23 receives the digital setting signal DG, which has multiple bits, from an external device, decodes the digital setting signal DG, and generates a decoded signal. The decoded signal is provided to an analog voltage generation circuit 24.

The analog voltage generation circuit 24 includes, for  
30 example, a resistor ladder circuit (not shown), which has a plurality of resistors, and a plurality of switch circuits (not shown), which are connected between a common output

terminal and terminals of the resistors. By opening and closing each switch circuit with the decoded signal, the duty setting signal DTC, which is an analog signal, is output from the output terminal.

5        When the control circuit 21b is connected to a step-down circuit, the duty setting signal DTC is generated at a voltage that is greater than or equal to the maximum voltage of the triangular wave signal VCT. When the control circuit 21b is connected to a step-up circuit, the duty setting  
10        signal DTC is generated at a voltage that is about 70% of the maximum value of the triangular wave signal VCT. The duty setting signal DTC is provided to the comparator 22. The comparator 22 generates the switching signal CH using the duty setting signal DTC.

15        Fig. 9 is a schematic block diagram of a control circuit 21c according to a fourth embodiment of the present invention. The control circuit 21c includes a comparator 25 for controlling an analog voltage generation circuit 24 based on the comparison between the input voltage  $V_{in}$  and  
20        the output voltage  $V_o$  of a step-down circuit or a step-up circuit. The remaining configuration of the control circuit 21c is identical to that of the control circuit 21b in the third embodiment.

      The comparator 25 compares the input voltage  $V_{in}$  and  
25        the output voltage  $V_o$  and provides an output signal, which indicates the comparison result, to the analog voltage generation circuit 24. The comparator 25 generates an output signal at a low level when receiving the output voltage  $V_o$  of the step-down circuit and generates an output signal at a  
30        high level when receiving the output voltage  $V_o$  of the step-up circuit.

      The analog voltage generation circuit 24 generates the duty setting signal DTC of the step-down circuit in response

to the low output signal from the comparator 25. Further, the analog voltage generation circuit 24 generates the duty setting signal DTC of the step-up circuit in response to the high output signal from the comparator 25.

5 In this manner, the control circuit 21c generates the duty setting signal DTC using the input voltage  $V_{in}$  and the output voltage  $V_o$  and generates the switching signal CH using the duty setting signal DTC. Thus, the control circuit 21c does not have to receive the switching signal CH from an  
10 external device. This reduces the number of external terminals.

Fig. 10 is a schematic circuit diagram of a control circuit 21d according to a fifth embodiment of the present invention. The control circuit 21d includes a comparator 22,  
15 which has a minus input terminal provided with a maximum voltage  $V_{CTM}$  in lieu of the reference voltage  $VR_2$ . When the control circuit 21d is connected to the step-down circuit 2, the plus input terminal of the comparator 22 is provided with the duty setting signal DTC, the voltage of which  
20 exceeds the maximum voltage of the triangular wave signal VCT. When the control circuit 21d is connected to the step-up circuit 10, the voltage of the duty setting signal DTC provided to the plus input terminal of the comparator 22 is about 70% of the maximum voltage of the triangular wave  
25 signal VCT.

The duty setting signal DTC may be provided from an external device in the same manner as in the second embodiment. Alternatively, in the same manner as in the third embodiment, the duty setting signal DTC may be  
30 generated by the decoder circuit 23 using a setting signal (decoded signal) that is provided from an external device.

Fig. 11 is a schematic circuit diagram illustrating a schematic circuit diagram of a control unit 500 according to

a sixth embodiment of the present invention. The control unit 500 includes two control circuits 90. Each control circuit 90 has a comparator 22 like the control circuit 21a. Accordingly, the control unit 500 does not require an

5 external terminal to receive the switching signal CH. That is, the number of external terminals in the control unit 500 is two less than the prior art control unit 300. An increase in the number of the control circuits 90 to configure a multi-channel control unit would further decrease the number  
10 of external terminals.

Further, the control unit 500 may be used in a two-channel step-down DC-DC converter or a two-channel step-up DC-DC converter by switching the duty setting signal DTC.

15 Additionally, each control circuit 90 may separately be provided with the duty setting signal DTC to use one of the control circuits 90 for a step-up circuit and the other one of the control circuits 90 for a step-down circuit or to use both control circuits 90 for a step-down circuit or a step-up circuit.

20 It should be apparent to those skilled in the art that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Particularly, it should be understood that the present invention may be embodied in the following forms.

25 In the first to fourth embodiments, the voltage of the duty setting signal DTC when performing step-down control may be equal to the maximum voltage of the triangular wave signal VCT. Further, the voltage of the duty setting signal DTC when performing step-up control does not have to be 70  
30 percent of the maximum voltage of the triangular wave signal VCT. In this case, the reference voltage VR2 may be set as required based on the duty setting signal.

The present examples and embodiments are to be

[illegible]